

DESIGN AND DEVELOPMENT OF UNSIGNED MULTIPLIERS WITH LOW ENERGY CONFIGURABLE ERROR RECOVERY

¹P MOUNIKA, ²K HANUJA, ³Dr SARDAR KHAME SINGH

¹Assistant professor, ²Associate professor, ³ Professor

^{1, 2, 3}ECE Department, St. Martin's Engineering College, Secunderabad

ABSTRACT

This paper, we focus on hardware-level approximation by introducing the partial product perforation technique for designing approximate multiplication circuits. We prove in a mathematically rigorous manner that in partial product perforation, the imposed errors are bounded and predictable, depending only on the input distribution. Through extensive experimental evaluation, we apply the partial product perforation method on different multiplier architectures and expose the optimal architecture-perforation configuration pairs for different error constraints. We show that, compared with the respective exact design, the partial product perforation delivers reductions of up to 50% in power consumption, 45% in area, and 35% in critical delay. In addition, the product perforation method is compared with the state-of-the-art approximation techniques, i.e., truncation, voltage overscaling, and logic approximation, showing that it outperforms them in terms of power dissipation and error.

This multiplier leverages a newly designed approximate adder that limits its carry propagation to the nearest neighbours for fast partial product accumulation. Different levels of accuracy can be achieved by using either OR gates or the proposed approximate adder in a configurable error recovery circuit.

1. INTRODUCTION

Energy minimization is one of the main requirements in almost any electronic systems, especially the portable ones such as smart phones, tablets, and different gadgets. It is highly desired to achieve this minimization with minimal performance (speed) penalty. Digital signal processing (DSP) blocks adders and multipliers are key components of these portable devices for realizing various multimedia applications. The computational core of these blocks is the arithmetic logic unit where multiplications have the greatest share among all arithmetic operations performed in these DSP systems. Therefore, improving the speed and power/energy-efficiency characteristics of multipliers plays a key role in improving the

efficiency of processors. Many of the DSP cores implement image and video processing algorithms where final outputs are either images or videos prepared for human consumptions. This fact enables us to use approximations for improving the speed/energy efficiency. This originates from the limited perceptual abilities of human beings in observing an image or a video. In addition to the image and video processing applications, there are other areas where the exactness of the arithmetic operations is not critical to the functionality of the system. Being able to use the approximate computing provides the designer with the ability of making trade-offs between the accuracy and the speed as well as power/energy consumption.

Applying the approximation to the arithmetic units can be performed at different design abstraction levels including circuit, logic, and architecture levels, as well as algorithm and software layers.

APPROXIMATE computing has emerged as a potential solution for the design of energy-efficient digital systems [1]. Applications such as multimedia, recognition and data mining are inherently error-tolerant and do not require a perfect accuracy in computation. For digital signal processing (DSP) applications, the result is often left to interpretation by human perception. Therefore, strict exactness may not be required and an imprecise result may suffice due to the limitation of human perception. For these applications, approximate circuits play an important role as a promising alternative for reducing area, power and delay, thereby achieving better performance in energy efficiency. As one of the key components in arithmetic circuits, adders have been extensively studied for approximate implementation [2]–[8]. As the typical carry propagation chain is usually shorter than the width of an adder, the speculative adders use a reduced number of less significant input bits to calculate the sum bits [2]. An error detection and recovery scheme has been proposed in [3] to extend the scheme of [2] for a reliable adder with variable latency. A reliable variable-latency adder based on carry select addition has been presented in [8]. As a number of approximate adders have been proposed, new methodologies to model, analyze and evaluate them have been discussed.

The proposed multiplier can be configured into two designs by using OR gates and the proposed approximate adders for error reduction, referred to as approximate multiplier 1 (AM1) and approximate multiplier 2 (AM2), respectively. Different levels of error recovery can also be achieved by using a different number of MSBs for error recovery in both AM1 and AM2. As per the analysis, the proposed multipliers have significantly shorter critical paths and lower power dissipation than the traditional Wallace multiplier. Functional and circuit simulations are performed to evaluate the performance of the multipliers. Image sharpening and smoothing are considered as approximate multiplication-based DSP applications. Experimental results indicate that the proposed approximate multipliers perform well in these error-tolerant applications. The proposed designs can be used as effective library cells for the synthesis of approximate circuits.

2. LITERATURE SURVEY

Ohban et al. (2002) exploit a transition activity optimization technique, namely hardware bypassing. Since adding zero partial product generates a large number of signal transitions in the carry-adder array without affecting the results, the authors propose to dynamically bypass such addition by disabling the adders. This row-bypassing technique saves up to 27% of transitions in comparison to the traditional multiplier design. Wen et al. (2005) proposes a low power parallel multiplier design with column bypassing technique, in which some columns in the multiplier array can be turned-off whenever their outputs are known, i.e., the operations in a column can be disabled if the corresponding bit in the multiplicand is 0. The circuit overhead of the column bypassing scheme is smaller than that of the row bypassing scheme. Here only one multiplexer per adder cell is needed (compared with 2 in the row bypassing scheme). In general, bypassing technique is a generic architecture design and does not require elaborate transistor size tweaking as needed in other delay sensitive schemes. There is no need for extra clock signals and delay cells either.

Chong et al. (2005) describe a low-voltage micro power 16×16 -bit 2^2 's complement array multiplier that features low switching operation. Authors attain the micro power attribute by changing most of the adders in the Adder Block by Latch Adders (LAs). In the LAs, the novelty is the realization of latches as an integral part of the adder, resulting in small power and hardware overheads. These integrated latches are effectively placed in the input of the adders, and serve to synchronize the inputs to the adder. With the latch function and simple delay circuits, the inputs are synchronized to the adders in the adder block in a predetermined chronological sequence,

thereby substantially reducing the spurious switching.

Wu et al. (2005) have designated a 64×64 -bit high performance multiplier based on multiplexer cells which is implemented with pass transistor logic. A multiplexer-select Booth encoder is implemented to increase the speed and reduce the hardware cost. Moreover, a partitioned method is introduced in the design to save the propagate time of final adder. Realistic simulation using extracted timing parameters from the layout expressions show that the propagation time of the critical path of the booth encoder is reduced to 50% compared to conventional design.

Danysh & Tan (2005) presented the design and implementation of a vector multiplier-accumulate (MAC) unit that can perform one 64×64 , two 32×32 bit, four 16×16 , or eight 8×8 signed/unsigned multiply-accumulate using essentially the hardware as a 64-bit MAC and without significantly more delay. The concept of "shared segmentation" is introduced in which the existing scalar hardware structure is segmented and then shared between vector modes. In the case of the MAC, the scalar architecture is "vectorized" by inserting mode-dependent masking into the partial product generation and by injecting mode-dependent kills in the carry chain of the reduction tree and final carry-propagate adder.

Lee et al. (2005) presented new bit-parallel dual basis multipliers using the modified Booth's algorithm (MBA). The proposed multiplier inherits the advantage of the MBA and then reduces both space and time complexities. A multiplexer-based structure is proposed for realization of the proposed algorithm. The authors have shown that their multiplier saves about 9% space complexity as compared to former multipliers, if the generating polynomial is trinomial or all one polynomial. Furthermore, authors claim that the proposed multiplier is faster.

3. PROPOSED APPROXIMATE MULTIPLIERS

The layout of multiplier is in particular focusing at the reduction of the partial product switch may additionally lessen the region, postpone and strength consumption of the multiplier. In the approximate multiplier layout the adders are changed with Compressors to obtain the higher overall performance. With the usage of approximate compressors as opposed to using the exact compressors the circuit complexity of the multiplier is reduced. The proposed approximate multipliers are implemented with the half adder or complete adder is grouped to the following discount level. The MSB bits are used inside the approximation element and the LSB's are used inside the truncation part and those are brought within the next discount levels. The ultimate bits are applied to the partial product discount tree and

these are used inside the subsequent addition system. Therefore a simplified multiplier designed

with less wide variety of adders and these can produce the outputs at very high speed.




Fig. 1: Partial product reduction using truncation and the proposed approximate compressors for a multiplier.

With the usage of the approximate part and the truncation element the end result will be obtained with less energy intake and with decreased hardware. With the use of correct compressors the bits will lessen the loss of accuracy.

The layout of the multiplier includes three ranges in those tiers the generation of the partial merchandise are the primary degree and the reduction of the partial merchandise will take place in the 2nd degree and inside the 1/3 degree the final addition is accomplished. The generation of the partial products and the addition of the partial products may be finished efficaciously with using the approximate compressors and those can lessen the strength intake.

In the proposed multiplier the possibility of the partial products $a_{m,n}$ are obtained from the statically factor of view. If there are more wide variety of partial products $a_{m,n}$ and $a_{n,m}$ are mixed to shape propagate and generate signals. The partial merchandise are obtained from the altered partial products are $p_{m,n}$ and $g_{m,n}$. The partial merchandise $a_{m,n}$ and $a_{n,m}$ are changed with the generate and propagate signals which might be generated from the altered partial products.

$$p_{m,n} = a_{m,n} + a_{n,m}$$

$$g_{m,n} = a_{m,n} \cdot a_{n,m}$$

The generate alerts from the altered partial products having the possibility of one is being 1/16, that's decrease than the chance of the partial merchandise generated by means of the $a_{m,n}$. The chance of the $a_{m,n}$ being one is 1/4. Hence the partial merchandise obtained from the altered partial products gain less energy intake. When we're making use of the approximation to the partial products they are able to acquire the higher overall performance. In the partial manufacturing discount tree the OR gates are used in the accumulation

stages and these can generate and propagate the outputs with the possibility of errors.

The chance of mistakes is obtained by using the OR gates and these are used for the discount of generate and propagate alerts. When the number of propagate indicators are increasing the chance of mistakes also increases linearly. Hence the value of the error additionally will increase. To lessen the opportunity of mistakes the maximum number of bits are propagated the usage of OR gates consequently the generate signals are reduced. The partial products are gathered with the possibility of generate and propagate indicators that are acquired from the altered partial products. In the buildup level the approximate 1/2 adder, complete adder and 4-2 compressors are used. With the usage of those approximate adders the bring bits will propagate faster and the approximate adders will generate outputs. Hence the sum and convey bits are once more accumulated to the following reduction level along side the truncated bits. With the reduction of the partial products the opportunity of error additionally decreased. The sum and convey bits are propagated by way of using the following equations

$$\text{Sum} = x1 + x2$$

$$\text{Carry} = x1 \cdot x2.$$

The approximate full adder the XOR gates are replaced with OR gates to generate the sum. With the change of the whole adder operation there's an error incidence inside the last levels, this produces the difference among the authentic and approximate values.

$$W = (x1 + x2)$$

$$\text{Sum} = W \oplus x3$$

$$\text{Carry} = W \cdot x3.$$

In the approximate compressor design there ought to be 4 inputs and it will give 3 outputs. Here the 3 outputs are one in handiest one circumstance out of the all viable conditions. To remove this minimum errors distinction is calculated and it's miles given as one for the closing one feasible condition. Hence for this the sum computation can be modified and it is given in the following equation.

$$\begin{aligned}W1 &= x1 \cdot x2 \\W2 &= x3 \cdot x4 \\Sum &= (x1 \oplus x2) + (x3 \oplus x4) + W1 \cdot W2 \\Carry &= W1 + W2.\end{aligned}$$

Approximation in the partial product tree:

A broken array multiplier (BAM) is used for the addition of the partial products with high speed. The BAM operates on high speed because of the usage of some carry-save adders which are used in array multipliers in both the directions. The error tolerant multiplier (ETM) is split into a two types of multiplication for the MSB's and LSB's. A NOR gate based control block is required for the two conditions:

- i) If the result of the MSBs is zero, at that point the augmentation segment is enacted to duplicate the LSBs without any approximation, and
- ii) If the result of the MSBs is one, the non-increase area is utilized as an inexact multiplier to process the LSBs, while the augmentation segment is enacted to duplicate the MSBs.

A power and territory productive surmised Wallace tree multiplier (AWTM) is planned. A n-bit AWTM is actualized by four n/2-bit sub-multipliers, and the most huge n/2-bit sub-multiplier is additionally executed by four n/4-bit sub-multipliers. The AWTM is arranged into four unique modes by the quantity of surmised n/4-bit sub-multipliers in the most huge n/2-bit sub-multiplier. The estimated halfway items are then amassed by a Wallace tree.

16 × 16 Approximate Multipliers

In both AM1 and AM2, all the error vectors are compressed to one error vector, which is then added back to the approximate output of the partial product tree. Compared to 8 × 8 designs, 16 × 16 multipliers generate more error vectors, and too much information would be ignored if the same error reduction strategies are used. That is, using only one compressed error vector does not make a good estimation of the overall error. In the modified designs, the error vectors generated by the approximate adders are compressed to two final error vectors. Take a 16 × 16 AM1 as an example, the eight error vectors generated at the first stage of the partial product accumulation tree are compressed to one error vector, EV1, using OR gates. The remaining seven error vectors from the second, third and fourth stages are compressed to

another error vector EV2. Then both EV1 and EV2 are added back to the output of the partial product at the fourth stage. Similarly, the proposed approximate adders are used in a 16 × 16 AM2 to compress the eight error vectors from the first stage to one error vector and the remaining error vectors to another error vector.

CONCLUSION

This paper proposes a high-performance and low-power approximate partial product accumulation tree for a multiplier using a newly designed approximate adder. The proposed approximate adder ignores the carry propagation by generating both an approximate sum and an error signal. OR gate and approximate adder based error reduction schemes are utilized, yielding two different approximate 8 × 8 multiplier designs: AM1 and AM2. Moreover, modifications are made on the error reduction schemes for 16 × 16 multiplier designs, such that TAM1 and TAM2 are obtained by truncating 16 LSBs of the partial products. An green 16 bit approximate multiplier is designed via the use of the altered partial merchandise which are generated via the use of the opportunity. Approximate adders are used to reduce the altered partial merchandise and decrease the partial merchandise the usage of partial production discount tree. With the use of approximate 1/2 adder, full adder and four-2 compressor the proposed multiplier achieves the higher pace in comparison to the previous multipliers.

REFERENCES

- [1] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.
- [2] E. J. King and E. E. Swartzlander, Jr., "Data dependent truncation scheme for parallel multipliers," in Proc. 31st Asilomar Conf. Signals, Circuits Syst., Nov. 1998, pp. 1178–1182.
- [3] K.-J. Cho, K.-C. Lee, J.-G. Chung, and K. K. Parhi, "Design of low-error fixed-width modified booth multiplier," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May 2004.
- [4] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010.
- [5] A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015.

- [6] S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, "Energy-efficient approximate multiplication for digital signal processing and classification applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 6, pp. 1180–1184, Jun. 2015.
- [7] G. Zervakis, K. Tsoumanis, S. Xydis, D. Soudris, and K. Pekmestzi, "Design-efficient approximate multiplication circuits through partial product perforation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 10, pp. 3105–3117, Oct. 2016.
- [8] M. Anand, M. Saritha, M. Janaki "Performance of efficient CMOS power amplifier for ISM band applications" *International Journal of Innovative Technology and Exploring Engineering*, Vol 9, Issue 2 pp. 4579-4584, Dec 2019.
- [9] C.-H. Lin and C. Lin, "High accuracy approximate multiplier with error correction," in *Proc. IEEE 31st Int. Conf. Comput. Design*, Sep. 2013, pp. 33–38.
- [10] C. Liu, J. Han, and F. Lombardi, "A low power, high-performance approximate multiplier with configurable partial error recovery," in *Proc. Conf. Exhibit. (DATE)*, 2014, pp. 1–4.